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Abstract—Polymorphic circuits are a special kind of circuits 
which possess some different build-in functions and these 
functions are activated by environment parameters, like light and 
VDD. Some theories have been proposed to guide the design of 
polymorphic circuits, including the definition of complete 
polymorphic gate sets and algorithms to judge the completeness 
of a polymorphic gate set.  
However, the previous algorithms have to enumerate all the 
polymorphic signals for judging the completeness of a 
polymorphic gate set, and it is not easy to be conducted manually. 
In this paper, a straightforward method is proposed to judge the 
completeness of a polymorphic gate set. And the correctness of 
the straightforward method is proved theoretically. Some 
examples are given to show that the proposed method could be 
conducted step by step. Its actual computing cost is usually low, 
and it is suitable for manual operation.  
 
Index Terms—Polymorphic electronics, polymorphic circuit, 
polymorphic gate, completeness theory 
 
I. INTRODUCTION 
olymorphic electronic is a new field appeared in 2001 [1]. 
Different from the traditional electronic, the polymorphic 
electronic component possesses inherent build-in multiple 
functions. These functions are activated by the change of the 
environment, such as VDD, temperature, light and radiation. 
In different circumstances, the polymorphic electronic 
component performs different functions. For example, the 
polymorphic gate AND/OR controlled by the voltage operates 
as a AND gate when the power supple is 1.2V and as a OR 
gate when the power supple is 3.3V [1].  
Recent research about polymorphic electronics focuses on 
fabricating polymorphic gates and the methods to build 
combinatorial polymorphic circuits. Some polymorphic gates 
have been designed and fabricated in silicon [1-5]. For 
example, a AND/OR gate controlled by VDD was designed in 
[1], and a NAND/NOR gate fabricated in a 0.7 μm CMOS was 
reported in [5]. Evolutionary Algorithms (EAs) have been 
adopted to design polymorphic circuits [4, 6-10]. In [9], a 
circuit which operates as a 3×4 multiplier in mode 1 and as a 
7-bit sorting net in mode 2 was evolved, and it is the largest 
polymorphic circuit that has ever been generated. However, it 
is hard to generate larger scale polymorphic circuits through 
EAs (such as 6×6 multiplier / 12-bit sorting-net).  
Polymorphic circuits have some potential applications, such 
as fault tolerance, security, adaptive systems and so on. A 
summary of polymorphic circuits’ applications has been given 
in [9].  
So far, there are only two papers about the completeness of 
the polymorphic gate set [11, 12]. In [11], the definition of a 
complete polymorphic gate set is given. It is proved that if the 
AND-Cell, OR-Cell and NOT-Cell that behave as the 
traditional AND, OR and NOT gates can be built by a 
polymorphic gate set, any polymorphic circuit can be built by 
this polymorphic gate set. That is to say, it is complete. In [12], 
deterministic algorithms are given to judge the completeness 
of a polymorphic gate set. It is proved that if a polymorphic 
gate set can build a polymorphic multiplex and the gate set in 
each mode is complete, the polymorphic gate set is complete.  
Polymorphic gates are very different from traditional logic 
gates, so that the theory and methods for the traditional circuit 
design [13, 14] can not be applied to polymorphic circuits 
directly. However, in each mode, a polymorphic gate behaves 
just like a traditional gate. Therefore, based on the theory and 
designing methods for the traditional circuit, the theory and 
methods for polymorphic circuits can be proposed. 
In this paper, based on the definition of complete 
polymorphic gate sets in [11], a straightforward method is 
proposed to judge the completeness of a polymorphic gate set. 
The proposed method judges whether the AND-Cell, OR-Cell 
and NOT-Cell can be constructed, where the AND-Cell, 
OR-Cell and NOT-Cell are polymorphic circuits which behave 
exactly the same as the traditional AND, OR and NOT logic 
gates in any mode [11]. This method is easy to understand, 
and it is suitable for manually judging the completeness of 
polymorphic gate sets with two or three modes. The manual 
version and detailed algorithm of the straightforward method 
are both given. The correctness of the proposed method is 
proved theoretically.  
The rest of the paper is organized as follows. Section II 
introduces the related work. Section III gives the definition of 
polymorphic gate sets. Section IV gives the straightforward 
method for polymorphic gate sets with two modes. Section V 
proves the correctness of the method in Section IV. Section VI 
gives the theory and methods for polymorphic gate sets with 
more than two modes. Section VII gives some discussions. 
Finally, Section VIII concludes this paper briefly.  
II. RELATED WORK 
In [11], the definition of complete polymorphic gate sets is 
given for the first time.  
 
Definition 1. If a polymorphic gate set P can construct the 
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AND-Cell, OR-Cell and NOT-Cell which behave as the 
traditional AND, OR and NOT gates in any mode, P is a 
complete polymorphic gate set [11].  
 
Figure 1 shows an example of the AND-Cell, OR-Cell and 
NOT-Cell built by {AND/NOR, NAND/OR}.  
In [11], it is proved that a polymorphic gate set is complete, 
if and only if the polymorphic gate set can construct these 
three cells. However, no deterministic method is given to 
construct the three cells.  
 
 
 
Fig. 1.  The AND-Cell, OR-Cell and NOT-Cell constructed by {AND/NOR, 
NAND/OR}.  
 
In [12], it is proved that if and only if a polymorphic gate 
set can build a polymorphic multiplex and the gate set in each 
mode is complete, the polymorphic gate set is complete. Two 
deterministic algorithms are proposed to judge whether a 
polymorphic gate set can build a polymorphic multiplex. The 
polymorphic multiplex is a polymorphic circuit which 
switches different input to the output according to its working 
mode [6]. The design method based on the polymorphic 
multiplex is first proposed in [6]. Figure 2 depicts an example 
of a polymorphic multiplex built by {AND/NOR, NAND/OR}. 
In mode 1, the multiplex switches the input A to the output. In 
mode 2, the multiplex switches the input B to the output.  
 
 
 
Fig. 2.  The polymorphic multiplex built by {AND/NOR, NAND/OR}. 
 
If the polymorphic multiplex can be built, and the gate set 
in each mode is complete, the polymorphic gate set is 
complete. For example, {AND/NOR, NAND/OR} can 
construct a polymorphic multiplex (Figure 2). Meanwhile, 
both of {AND, NAND} and {NOR, OR} are complete gate 
sets. Therefore, {AND/NOR, NAND/OR} is a complete 
polymorphic gate set.  
In [12], the impact of logic-1 and logic-0 on the 
completeness of a polymorphic gate set is also discussed. 
Polymorphic gate sets which are complete without inputs of 
logic-1 and logic-0 are strong complete polymorphic gate sets. 
And polymorphic gate sets which are complete with inputs of 
logic-1 and logic-0 are weak complete polymorphic gate sets.  
III. THE DEFINITION OF THE POLYMORPHIC GATE SET 
The polymorphic gate considered in this pare has two or 
more than two modes. For a polymorphic gate with two modes, 
its function in mode 1 is different from the function in mode 2. 
Otherwise, if it operates the same function in each mode, it is 
a traditional logic gate. However, as for the polymorphic gate 
set, the situation is complicated when the number of modes is 
greater than two. For example, AND/NOR/AND is a 
polymorphic gate with three modes. But, the function in mode 
1 is the same as the function in mode 3. And obviously, 
{AND/NOR/AND, NOTA/AND/NOTA} is not a complete 
polymorphic gate set with three modes. Because both of 
AND/NOR/AND and NOTA/AND/NOTA performs the same 
function in mode 1 and mode 3, any polymorphic circuit build 
by the gate set would operate the same function in mode 1 and 
mode 3.  
Therefore, in this section, the definition of a polymorphic 
gate set with m (m ≥ 2) modes is given. And it is shown that 
the Definition 1 for complete polymorphic gate sets with two 
modes is also correct for polymorphic gate sets with more than 
two modes.  
 
Definition 2. For a polymorphic gate set 
P = {p1, ⋅⋅⋅, pn} = {g1,1/g1,2/⋅⋅⋅/g1,m, ⋅⋅⋅, gn,1/gn,2/⋅⋅⋅/gn,m} with m 
modes (m ≥ 2), P satisfies that, for any 1 ≤ i < j ≤ m, there 
exist at least one gate pk∈P and gk,i ≠ gk,j.  
 
For example, {AND/OR/NOT, XOR/OR/XOR, 
NAND/NOT/OR} is a polymorphic gate set with 3 modes. 
{AND/NAND/AND, NOT/OR/NOT} is not a polymorphic 
gate set with 3 modes. For any gate in {AND/NAND/AND, 
NOT/OR/NOT}, the function in mode 1 is the same as the 
function in mode 3.  
In [11], for the polymorphic gate set with two modes, it is 
proved that if the polymorphic gate set can construct the 
AND-Cell, OR-Cell and NOT-Cell, the polymorphic gate set 
is complete. The proof is based on the multiplex, and it shows 
that a polymorphic gate with two modes can give the selective 
signal for the multiplex.  
 
A B
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GND
VDD
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1 / 0 / 1
A B
NAND/NOR/ANDNA
A B
GND
1 : B
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1 / 1 / 0
a (mode 2) b (mode 3) c (mode 1)
s
s
{2} {1, 3}
 
 
Fig. 3.  The circuit is constructed by {NAND/NOR/ANDNA, 
OR/ANDNB/XOR}, and it switches different input to the output in different 
mode. When the selective signal s is 0, the multiplex switches the input at pin 
A to the output. When it is 1, the input at pin B is switched to the output.  
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In fact, the definition of complete polymorphic gate sets in 
[11] is also correct for polymorphic gate sets with more than 
two modes. For example, {NAND/NOR/ANDNA, 
OR/ANDNB/XOR} can construct the AND-Cell, OR-Cell and 
NOT-Cell (the structures of NOT-Cell and AND-Cell is 
depicted in Figure 15 and 15, respectively). A multiplex can 
be built by the three cells. In Figure 3, a circuit which is 
constructed by the multiplex and the NAND/NOR/ANDNA 
gate is shown. This circuit switches different input to the 
output in different modes. In mode 1, the input c is switched to 
the output. In mode 2, the input a is switched to the output. In 
mode 3, the input b is switched to the output.  
Because {NAND/NOR/ANDNA, OR/ANDNB/XOR} can 
construct the AND-Cell, OR-Cell and NOT-Cell, for any 
function f, a circuit which operates the function f in any mode 
can be constructed by the three cells. This means that for any 
polymorphic function f1/f2/f3, a circuit operating as f1/f2/f3 can 
be constructed in two phase [11]. 1) Three circuits which 
operate as f1, f2 and f3 are built by the AND-Cell, OR-Cell and 
NOT-Cell, respectively. 2) The three circuits are connected to 
the corresponding inputs of the circuit in Figure 3. Therefore, 
any polymorphic function with 3 modes can be implemented 
by the gate set {NAND/NOR/ANDNA, OR/ANDNB/XOR}. 
Generally, if a polymorphic gate set 
P = {p1, ⋅⋅⋅, pn} = {g1,1/g1,2/⋅⋅⋅/g1,m, ⋅⋅⋅, gn,1/gn,2/⋅⋅⋅/gn,m} (m ≥ 2) 
can construct the AND-Cell, OR-Cell and NOT-Cell, the 
polymorphic gate set is complete. Firstly, it is shown that a 
polymorphic circuit with m inputs and one output can be built, 
and this circuit switches different input to the output in 
different modes. Figure 4 shows the structure of such a circuit. 
And the circuit can be built in following steps. In fact, this 
method is similar the approach in [11], i.e. in each step, it is 
shown that the selective signal can be constructed.  
Firstly, a multiplex is built by the AND-Cell, OR-Cell and 
NOT-Cell. The symbol s is the selective signal, and the two 
input pins are labeled as A and B. When s is 0, the input at pin 
A is switched to the output. When s is 1, the input at pin B is 
switched to the output.  
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Fig. 4.  The circuit which switches different input to the output in different 
mode. 
Secondly, according to Definition 2, there exist a 
polymorphic gate Ppk ∈1  and 2,1, 11 kk gg ≠ . Therefore, there 
exist at least one combination of inputs 
(in1, in2)∈{00, 01, 10, 11} and pk outputs differently in mode 1 
and 2 with (in1, in2) as its input. Without the loss of generality, 
suppose pk outputs 0 in modes {i1, i2, ⋅⋅⋅, iu} 
(1 = i1 < i2 < ⋅⋅⋅ < iu ≤ m) and outputs 1 in modes {j1, j2, ⋅⋅⋅, jv} 
(2 = j1 < j2 < ⋅⋅⋅ < jv ≤ m), where 
{i1, i2, ⋅⋅⋅, iu} ∩ {j1, j2, ⋅⋅⋅, jv} = φ, 0 < u, v < m and u + v = m.  
When 
1k
p  is connected to the selective signal s of the 
multiplex, the input at pin A is switched to the output in 
modes {i1, i2, ⋅⋅⋅, iu}, and the input at pin B is switched to the 
output in modes {j1, j2, ⋅⋅⋅, jv}. The dashed rectangle labeled 
“I” in Figure 4 shows the combination of 
1k
p  and the 
multiplex. In this step, the modes are separated to two sets 
{i1, i2, ⋅⋅⋅, iu} and {j1, j2, ⋅⋅⋅, jv}.  
Thirdly, as for {i1, i2, ⋅⋅⋅, iu}, if its size is one, the process 
stops. Otherwise, according to Definition 2, there exist a 
polymorphic gate Ppk ∈2  and 2212  , , ikik gg ≠ . Similar to the 
analysis in step 2, the combination of 
2k
p  and the multiplex 
forms a circuit depicted in the dashed rectangle labeled “II” in 
Figure 4, and this circuit separate {i1, i2, ⋅⋅⋅, iu} to 
{iA,1, iA,2, ⋅⋅⋅, iA,r} and {iB,1, iB,2, ⋅⋅⋅, iB,t}, where 
{iA,1, iA,2, ⋅⋅⋅, iA,r} ∩ {iB,1, iB,2, ⋅⋅⋅, iB,t} = φ, 0 < r, t < u and 
r + t = u. In mode {iA,1, iA,2, ⋅⋅⋅, iA,r}, the input at pin A is 
switched to the output. In mode {iB,1, iB,2, ⋅⋅⋅, iB,t}, the input at 
pin B is switched to the output. The same analysis can be 
adopted to {j1, j2, ⋅⋅⋅, jv}, and the circuit in the dashed rectangle 
labeled as “III” in Figure 4 is obtained.  
This process is adopted, and finally the polymorphic circuit 
wanted is obtained. Figure 3 is an example of such a 
polymorphic circuit.  
For any polymorphic function f1/f2/⋅⋅⋅/fm with m modes, m 
circuits, which perform functions f1, f2, ⋅⋅⋅, fm, respectively, can 
be built by AND-Cell, OR-Cell and NOT-Cell. These m 
circuits are connected to the corresponding inputs of the 
circuit in Figure 4, and a polymorphic circuit which performs 
the function f1/f2/⋅⋅⋅/fm is obtained. So, if a polymorphic gate set 
can build the AND-Cell, OR-Cell and NOT-Cell, it is 
complete. 
IV. THE STRAIGHTFORWARD METHOD TO JUDGE THE 
COMPLETENESS OF POLYMORPHIC GATE SETS WITH TWO 
MODES 
The straightforward method judges the completeness of a 
polymorphic gate set through building the AND-Cell, OR-Cell 
and NOT-Cell. Here, the AND-Cell is taken as an example, in 
the first step, some polymorphic circuits which perform the 
AND function in mode 1 are constructed. In the second step, 
those polymorphic circuits obtained in the first step are 
adopted to construct a circuit which perform the AND 
function in mode 2. If the above two steps can be 
accomplished successfully, the AND-Cell is obtained. The 
straightforward method is described in Section 3.1.  
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For convenience, firstly, the symbols and functions of the 
16 types of traditional logic gates are shown in Table I. This 
table is from [12]. In this paper, under each working mode, a 
polymorphic gate would operate as one of traditional logic 
gates in Table I. In the rest of this paper, p(a, b) denotes the 
gate p with a and b as its inputs, where a is fed to the input pin 
A of p and b is fed to the input pin B. In fact, NOTA, NOTB, 
WIREA and WIREB are logic gates with one input. Therefore, 
sometimes, the symbol WIRE is adopted to stand for the 
function WIREA and WIREB, and the symbol NOT is 
adopted to stand for the function NOTA and NOTB. 
 
TABLE I. The 16 types of traditional combinational logic gates. Symbols “A” 
and “B” denote the two inputs of each gate, respectively. 
Symbol AND OR NAND NOR ANDNA ANDNB
Function AB  BA +  AB  BA +  BA  BA  
 
Symbol XOR NXOR NOTA NOTB WIREA WIREB
Function BA ⊕  BA ⊕  A  B  A  B  
 
Symbol ORNA ORNB ZERO ONE   
Function BA +  BA +  0 1    
A. The Straightforward Method 
In this subsection, the detailed process to construct the 
AND-Cell manually is presented, and the process to construct 
the OR-Cell and NOT-Cell is similar to the AND-Cell.  
 
Suppose a polymorphic gate set P = {p1, ⋅⋅⋅, pn} = {g1,1/g1,2, 
⋅⋅⋅, gn,1/gn,2} is given, and pi = gi,1/gi,2 (1 ≤ i ≤ n).  
Step 1.  Firstly, {g1,1, g2,1, ⋅⋅⋅, gn,1, logic-1, logic-0} is 
adopted to construct circuits C1, C2, ⋅⋅⋅, Ck. Each Ci (1 ≤ i ≤ k) 
performs the AND function, and for any 1 ≤ i < j ≤ k, Ci and Cj 
are different from each other. Then, for each gi,1 (1 ≤ i ≤ n) 
that is a building block of Cj, gi,1 is replaced by pi. So, a 
polymorphic circuit PCj is obtained which operates as a AND 
gate in mode 1. Therefore, a set of polymorphic circuits 
}AND/ ,  ,{AND/}, ,{}, ,{ ' 2,
'
2,1
''
11
'
kkk ggppPCPCP LLL ===  
is obtained. Obviously, each ' 2,ig  operates as one of the 16 
traditional logic gates.  
Step 2.  Check whether }1-iclog , , , ,{ ' 2,' 2,2' 2,1 kggg L  can 
construct a circuit Cir which operates as a AND gate.  
1) If such a circuit Cir operating as a AND gate can be 
constructed by }1-iclog , , , ,{ ' 2,
'
2,2
'
2,1 kggg L , each gate ' 2,ig  
(1 ≤ i ≤ k) that is a building block of Cir is replaced by 'ip , 
and the new obtained polymorphic circuit is denoted as polCir . 
In mode 2, polCir  would operate as a AND gate. In Section 4, 
it is proved that polCir  would also operate as AND in mode 1. 
In other words, P can construct the AND-Cell.  
2) If }1-iclog , , , ,{ ' 2,' 2,2' 2,1 kggg L  can not construct a AND 
gate, it does not mean that P can not construct the AND-Cell. 
It is possible that P could construct another polymorphic gate 
AND/g that is different from any gate in P′, and 
}1-logic,,, ,,{ ' 2,
'
2,2
'
2,1 gggg kL  could construct a circuit which 
operates as a AND gate. Therefore, we should go back to step 
1 to check whether some other circuits, which are different 
from C1, C2, ⋅⋅⋅, Ck and operate as a AND gate, could be 
generated by {g1,1, g2,1, ⋅⋅⋅, gn,1, logic-1, logic-0}.  
If such circuits can be generated by 
{g1,1, g2,1, ⋅⋅⋅, gn,1, logic-1, logic-0} and denoted as 
Ck+1, Ck+2, ⋅⋅⋅, Ck+t, polymorphic circuits 
}AND/ ,  ,{AND/}, ,{ ' 2,
'
2,11 tkktkk ggPCPC ++++ = LL  can be 
obtained from {Ck+1, Ck+2, ⋅⋅⋅, Ck+t} by replacing every gate gi,1 
(1 ≤ i ≤ n) of Cj (k < j ≤ k+t) with pi. If 
},,{},,{ ' 2,
'
2,1
'
2,
'
2,1 ktkk gggg LL ⊄++ , we go to step 2 with 
}1-logic,,,{},,{ ' 2,
'
2,1
'
2,
'
2,1 ktkk gggg LL ∪++ . Otherwise, if 
},,{},,{ ' 2,
'
2,1
'
2,
'
2,1 ktkk gggg LL ⊆++ , we go back to step 1 to see 
whether some circuits different from {C1, C2, ⋅⋅⋅, Ck, ⋅⋅⋅, Ck+t} 
can be built, or we terminate the process.  
 
In the above method, the AND-Cell is taken as an example. 
Although the two above steps are easy to be carried out 
manually, it is hard to enumerate all the combinations of those 
gates. For a polymorphic gate set, if the process gets stuck at 
step 1 or step 2, it does not make sure that the polymorphic 
gate set can not construct the AND-Cell. Therefore, the 
algorithms are given in Figure 5 and Figure 6 to judge whether 
the AND-Cell, OR-Cell and NOT-Cell can be constructed by a 
polymorphic gate set. The algorithm can explore all possible 
structures of circuits operating as a polymorphic gate, and 
gives a deterministic result whether the AND-Cell (or OR-Cell 
or NOT-Cell) can be generated. 
 
Judge(P, f) 
in: A polymorphic gate set P = {p1, p2, ⋅⋅⋅, pn} = {g1,1/g1,2, g2,1/g2,2, ⋅⋅⋅, 
gn,1/gn,2} and pi = gi,1/gi,2 (1≤ i ≤n). The parameter f is AND or OR 
or NOT.  
out: If P can construct a circuit which operates the function f in any 
mode, return true. Otherwise, return false.  
1. d ← 1 
2. R ← φ, I ← φ 
3. stack is initialized to empty 
4. do{  
5.    if f ≠ NOT then 
6.       {P_new, R, I} ← Construction_ANDOR(P, f, d, R, I, 2)  
7.    else 
8.       {P_new, R, I} ← Construction_NOT(P, d, R, I, 2) 
9.    if R = φ and d = 1 then  
10.       return false 
11.    else 
12.       if R = φ then  
13.          d ← d − 1  
14.          {P, R, I} ← stack.pop()  
15.       else  
16.          d ← d + 1  
17.          stack.push({P_new, R, I})  
18.          P ← R, R ← φ, I ← φ 
19. }while(d < 2 or R = φ)  
20. return true  
 
Fig. 5.  Judge(P, f) judges whether a polymorphic gate set P can implement 
the function f. All polymorphic gates generated by P at line 5 form the set I. 
At line 5, those polymorphic gates operating the function f in the first d modes 
form the set R.  
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In Figure 5, if Judge(P, f) returns true, P can construct the 
circuit which operates the function f in any mode. Otherwise, 
if it returns false, P can not build such polymorphic circuits. 
When the parameter d is 1 and 2, the operation at line 6 or line 
8 corresponds to the Step 1 and Step 2 in the manual 
operation, respectively.  
When the parameter d is 1, (i) if the set R is not empty after 
the operation at line 6 or line 8, some polymorphic circuits 
which operate the function f in mode 1 have been built. 
Therefore, d is increased by 1, parameters {P, R, I} are stored 
in stack, and R is set to the polymorphic gate set P for the next 
loop (line 16 to line 18). (ii) If R is empty (line 9), the 
polymorphic gate set can not build the function f, so that the 
algorithm would terminate and return false. 
When the parameter d is 2, (i) if R is not empty after the 
operation at line 5, it means a polymorphic circuit which 
operates the function f both in mode 1 and mode 2 has been 
constructed, and the algorithm would terminate and return true. 
(ii) If R is empty (line 12), it means that the current 
polymorphic gate set P obtained in the last loop can not build 
the circuit which operate the function f both in mode 1 and 
mode 2. Therefore, the {P, R, I} are popped from the stack 
(line 14), and in the next loop, some new polymorphic circuits 
which operate the function f in mode 1 would be built.  
 
Construction_ANDOR(P, f, d, R, I, m) 
in:  A polymorphic gate set P = {p1, p2, ⋅⋅⋅, pn} = {g1,1/g1,2/⋅⋅⋅/g1,m, ⋅⋅⋅, 
gn,1/gn,2/⋅⋅⋅/gn,m}. The parameter f is AND or OR. For any 
1 ≤ i < d (d ≥ 2) and 1 ≤ j ≤ n, gj,i = f. d is an integer and 
1 ≤ d ≤ m. P_new is the union of the polymorphic gate set P and 
the new generated gate set I_new.  
If d = 1 then S ← {0, 1, a, b}. 
If d > 1 and f = AND then S ← {1, a, b} 
If d > 1 and f = OR then S ← {0, a, b} 
out: {P_new, R, I} 
1. P_new ← P ∪ {VA, VB}  
2. h ← | R |  
3. loop ← 0 
4. do {  
5.   loop ← loop + 1 
6.   I_new ← φ  
7. 
  for every (pol1, pol2, pol3) ∈ P_new×P_new×P_new, 
pol1 ∉ {VA, VB} and Stwvu ∈ , , ,  do  
8.      pol ← pol1( pol2(u, v), pol3(w, t) )  
9.      if pol ∉ I ∪ I_new then I_new ← I_new ∪ {pol}  
10.      if pol[d] = f and pol ∉ R then R ← R ∪ {pol}  
11.   I ← I ∪ I_new  
12.   P_new ← P_new ∪ I_new 
13.   if I_new ≠ φ and | R | > h then return {P_new, R, I}  
14. }while(I_new ≠ φ)  
15. return {φ, φ}  
 
Fig. 6.  The subroutine constructs the AND (OR) function under mode d with 
polymorphic gate set P. VA and VB are two virtual polymorphic gates which 
operate the function WIREA and WIREB in any mode, respectively. In fact, 
VA (VB) is a wire connected to the input pin A (B). pol is a polymorphic gate, 
and pol[d] denotes the function that pol operates in mode d. loop is an integer 
variable which records the iterations of the Do-While loop, and it is used for 
the analysis of the algorithm’s time complexity.  
 
The procedure Construction_ANDOR(P, f, d, R, I, m) in 
Figure 6 builds some polymorphic circuits, and all these 
circuits operate the function f (f∈{AND, OR}) in mode d. In 
Figure 6, if the parameter d is 1, the logic-0 and logic-1 can be 
used in the construction of the polymorphic gate set R. If d is 
greater than 1 and f is AND, logic-1 can be used. If d is greater 
than 1 and f is OR, logic-0 can be used. 
The procedure Construction_NOT(P, d, R, I, m) in Figure 7 
builds some polymorphic circuits which operate the function 
NOT in mode d.  
 
Construction_NOT(P, d, R, I, m) 
in: A polymorphic gate set P = {p1, p2, ⋅⋅⋅, pn} = {g1,1/g1,2/⋅⋅⋅/g1,m, ⋅⋅⋅, 
gn,1/gn,2/⋅⋅⋅/gn,m}. For any 1 ≤ i < d (d ≥ 2) and 1 ≤ j ≤ n, gj,i = f. d is 
an integer and 1 ≤ d ≤ m. P_new is the union of the polymorphic 
gate set P and the new generated gate set I_new. 
out: {P_new, R, I} 
1. P_new ← P ∪ {VA, VB} 
2. h ← | R |  
3. loop ← 0 
4. do {  
5.   loop ← loop + 1 
6.   I_new ← φ  
7.   if d = 1 then  
8. 
     for every (pol1, pol2, pol3) ∈ P_new×P_new×P_new, 
pol1 ∉ {VA, VB} and } ,1 ,0{ , , , atwvu ∈  do  
9.         pol ← pol1( pol2(u, v), pol3(w, t) )  
10.         if pol ∉ I ∪ I_new then I_new ← I_new ∪ {pol}  
11.         if pol[1] = f and pol ∉ R then R ← R ∪ {pol}  
12.   else 
13.      for every (pol1, pol2)∈P_new×P_new and pol1∉{VA,VB} do
14.         pol ← pol1( pol2(a)) 
15.         if pol ∉ I ∪ I_new then I_new ← I_new ∪ {pol} 
16.         if pol[d] = f and pol[1] = f and pol ∉ R then R ← R ∪ {pol} 
17.   I ← I ∪ I_new  
18.   P_new ← P ∪ I_new 
19.   if I_new ≠ φ and | R | > h then return {P_new, R, I}  
20. }while(I_new ≠ φ)  
21. return {φ, φ}  
 
Fig. 7.  The subroutine constructs the NOT function under mode d with the 
polymorphic gate set P. The symbol VA, VB, pol[d] and loop are the same as 
those in Figure 6.  
 
In fact, for any polymorphic gate which operates the 
function f in the first d modes, if P can construct this 
polymorphic gate, the “Construction_ANDOR(P, f, d, …)” can 
generate this gate.  
Suppose a polymorphic circuit C is built by P, where C 
operates as a polymorphic gate and it performs the function f 
in the first d modes. The gate that gives the output of C is p 
(p ∈ P), and two subcircuits connected to p are CA and CB, 
respectively. Assume “Construction_ANDOR(P, f, d, …)” can 
not construct a polymorphic gate which operates as C. That is 
to say, “Construction_ANDOR(P, f, d, …)” can not build a 
polymorphic gate operating as CA or CB. Otherwise, if two 
polymorphic gates pA and pB, which operate as CA and CB, 
respectively, can be built by 
“Construction_ANDOR(P, f, d, …)”, in the next Do-While 
loop (stated at line 4), when pol1, pol2 and pol3 are p, pA and 
pB, respectively, p( pA(…), pB(…) ) can be obtained (line 8) 
and it operates as C. This contradicts with the assumption that 
C can not be built by “Construction_ANDOR(P, f, d, …)”. 
Therefore, at least one of CA and CB can not be built by 
“Construction_ANDOR(P, f, d, …)”. Suppose CA can not be 
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built, and the gate that gives the output of CA is p′. The two 
subcircuits connected to p′ are CAA and CAB. Similar to the 
analysis of CA and CB, at least one of CAA and CAB can not be 
built by “Construction_ANDOR(P, f, d, …)”.  
This induction is applied until a gate is met, and the inputs 
of the gate are the inputs of C. Obviously, this gate belongs to 
P. However, according to the analysis, this gate can not be 
built by “Construction_ANDOR(P, f, d, …)”. This contradicts 
that this gate belongs to P. Therefore, the assumption is 
invalid. That is to say, if a polymorphic gate which operates 
the function f (f ∈{AND, OR}) in the first d modes can be 
constructed by P, it can be constructed by 
“Construction_ANDOR(P, f, d, …)”.  
Similarly, for any polymorphic gate which operates the 
function NOT in the first d modes, if the polymorphic gate set 
P can build it, “Construction_NOT(P, d, …)” can generate it.  
On the other hand, if a polymorphic gate can not be 
constructed by P, “Construction_NOT(P, d, …)” and 
“Construction_ANDOR(P, f, d, …)” also can not build it.  
So, if P can construct a polymorphic circuit which operates 
the function f both in mode 1 and mode 2, “judge(P, f)” 
returns true. Otherwise, it returns false.  
B. Some Examples 
In this subsection, complete polymorphic gate sets 
{NAND/NOR}, {AND/NOTA, NOTA/OR} and {NOR/XOR, 
XOR/NAND} are adopted as examples to show the process of 
the manual method.  
 
 
 
Fig. 8.  The NOT-Cell built by NAND/NOR 
 
Example 3-1 {NAND/NOR}  
Obviously, the NOT-Cell can be obtained from 
{NAND/NOR} easily, which is shown in Figure 8. The 
procedure of constructing the AND-Cell is given as follows.  
 
Step 1: Firstly, some polymorphic gates which operate the 
AND function in mode 1 are built.  
1) Because NOT(NAND(a, b)) = AND(a, b), the 
combination of NOT-Cell and NAND/NOR could generate 
AND/OR, which is depicted in Figure 9(a).  
2) If a polymorphic gate which is different from NOT-Cell 
and operates the NOT function in mode 1 can be built, the 
combination of this gate and NAND/NOR could operate AND 
function in mode 1 and operate another function different from 
OR in mode 2. Fortunately, a NOTB/ANDNB gate can be 
built from NAND/NOR and ONE/NOT, as is shown in Figure 
9(b). The ONE/NOT gate is given in Figure 9(c). Therefore, a 
polymorphic gate AND/ANDNA can be built from 
NOTB/ANDNB, NAND/NOR and NOT-Cell, as is shown in 
Figure 9(d).  
Finally, the polymorphic circuit set 
{AND/OR, AND/ANDNA} is obtained.  
Step 2: {OR, ANDNA} can build a circuit operating the 
AND function as depicted in Figure 9(e). Therefore, the 
AND-Cell can be built by {NAND/NOR}. The structure of the 
AND-Cell is depicted in Figure 9(f).  
According to De-Morgan rules, the OR-Cell can be 
obtained from NOT-Cell and AND-Cell. So, according to 
Definition 1, {NAND/NOR} is a complete polymorphic gate 
set.  
 
 
 
Fig. 9.  (a ∼ d) Polymorphic gates built in the Step 1. (e) The structure of the 
AND gate built by ANDNA and OR. (f) The structure of the AND-Cell 
 
 
 
Fig. 10.  The NOT-Cell built by {NOTA/OR, AND/NOTA}. 
 
Example 3-2 {AND/NOTA, NOTA/OR}  
It is easy to build the NOT-Cell and its structure is depicted 
in Figure 10. As for the AND-Cell, in the first step, 
AND/ORNA can be obtained and its structure is depicted in 
Figure 11(a). Because {NOT, ORNA} can build a AND gate 
shown in Figure 11(b), {AND/NOTA, AND/ORNA} can 
build the AND-Cell depicted in Figure 11(c).  
According to De-Morgan rules, the OR-Cell can be 
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obtained from NOT-Cell and AND-Cell. Therefore, according 
to Definition 1, {AND/NOTA, AND/ORNA} is a complete 
polymorphic gate set. 
 
 
 
Fig. 11.  (a) the structure of AND/ORNA built by {AND/NOTA, 
NOTA/OR}. (b) {NOT, ORNA} can built a AND gate. (c) The structure of 
the AND-Cell. 
 
 
 
Fig. 12.  The NOT-Cell built by XOR/NAND  
 
Example 3-3 {NOR/XOR, XOR/NAND}  
Because XOR(1, a) = NOTB(a) and 
NAND(1, a) = NOTB(a), the NOT-Cell can be built by 
XOR/NAND as that depicted in Figure 12.  
 
NOR/XOR
NOT-Cell
NOT-Cell
XOR/NAND
XOR/NAND
NOR/XORONE/W
A B
XOR
NOR
A B
(a) OR/NXOR
(d) ONE/W
(b) OR (c) OR/ORNA
A B
ORNA
A B
ORNA
GND
A B
OR/ORNA
A B
OR/ORNA
GND
(e) OR (f) OR/OR
NOR
 
 
Fig. 13. The construction of the OR-Cell. 
 
The process to build the OR-Cell is given as follows.  
Step 1.  As shown in Figure 13(a), the combination of 
NOT-Cell and NOR/XOR can generate OR/NXOR.  
{XOR, NOR} can build an OR gate as depicted in Figure 
13(b). In Figure 13(c), an OR/ORNA polymorphic gate can be 
obtained from Figure 13(a) by replacing the XOR with 
XOR/NAND, NOR with NOR/XOR and the ONE with 
ONE/W. The ONE/W polymorphic gate can be built as in 
Figure 13(d).  
Finally, the polymorphic gate set {OR/NXOR, OR/ORNA} 
is obtained.  
Step 2. {NXOR, ORNA} can build an OR gate shown in 
Figure 13(e). Therefore, {NOR/XOR, XOR/NAND} can build 
the OR-Cell, which is depicted in Figure 13(f).  
According to De-Morgan rules, the AND-Cell can be built 
by the OR-Cell and NOT-Cell. So, {NOR/XOR, XOR/NAND} 
a complete polymorphic gate set.  
It can be observed from these examples that the NOT-Cell 
plays an important part in constructing the other two cells. 
Usually, it is easier to build the NOT-Cell. Therefore, it is 
recommended that the NOT-Cell should be constructed before 
the AND-Cell and OR-Cell. 
V. PROOFS OF THE STRAIGHTFORWARD METHOD  
Firstly, for convenience, the definition of the depth of a 
circuit is given.  
 
Definition 3. Suppose C is a one-output circuit. When a signal 
is fed into inputs of C, the largest number of gates that the 
signal passes from the input to the output is the depth of the 
circuit C [12].  
 
LEMMA 1. Suppose C is a circuit with one output and two 
inputs. For each gate g which is a building block of C, neither 
input pin A nor input pin B of g is connected to logic-0. If 
each gate of C is replaced with a AND gate, the new obtained 
circuit C′ would operate as a AND gate.  
 
PROOF. This lemma is proved by the induction on the depth H 
of the circuit C. The two inputs of C are denoted as a and b, 
respectively. C ′ is a circuit obtained by replacing each gate of 
C with a AND gate.  
(1) H = 1. C is a circuit composed by one gate. Because 
AND(a, b) = ab, C ′ would operate as a AND gate. Therefore, 
the statement is true when H = 1.  
(2) For the induction step, assume the statement is true 
when H ≤ n.  
(3) H = n + 1. Suppose go is the gate which gives the output 
of C, CA is the subcircuit which is connected to the input pin A 
of go, and CB is the subcircuit which is connected to the input 
pin B of go. Because the depth of C is n + 1, depths of CA and 
CB are less than n + 1. 'AC  and 'BC  are two circuits obtained 
by replacing every gate of CA and CB with AND gates, 
respectively.  
3.1) The inputs of CA is {a, b, logic-1}. According to the 
induction assumption, 'AC  would operate as AND(a, b) = ab.  
3.1.1) The inputs of CB is {a, b, logic-1}. 'BC  would 
operate as AND(a, b) = ab. Because AND(ab, ab) = ab, C ′ 
would operate as a AND gate.  
3.1.2) The inputs of CB is {a, logic-1}. Therefore, the 
number of inputs of 'BC  is one and it is a. According to 
induction assumption, for any circuit Cir, if its depth is less 
than n + 1, any gate of Cir is a AND gate and the inputs of Cir 
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is {a, b, logic-1}, Cir would operate as AND(a, b). When b is 
logic-1 or a, Cir would operate as AND(a, 1) = WIRE(a), or 
AND(a, a) = WIRE(a). Therefore, 'BC  would operate as a 
WIRE gate.  
3.1.3) The inputs of CB is {logic-1}. That is to say, for each 
gate g of CB, the inputs of g is either connected to logic-1 or 
another gate of CB. Similar to the analysis in 3.1.2), 'BC  
would operate as a ONE gate.  
3.2) The number of inputs of CA is {a, logic-1}. According 
to the analysis in 3.1.2), 'AC  would operate as a WIRE gate. 
Let’s denote the input of CA as a.  
3.2.1) The number of inputs of CB is {a, b, logic-1}. Similar 
to 3.1.2). 
3.2.2) The number of inputs of CB is {b, logic-1}. 
According to the analysis of 3.1.2), 'BC  would operate as 
WIRE(b) = b. Therefore, C′ would operate as 
AND(WIRE(a), WIRE(b)) = ab.  
In summary, the statement is true when H = n + 1.        ■ 
 
A polymorphic gate set P = {p1, p2, …, pn} = {AND/g1,2, 
AND/g2,2, …, AND/gn,2}, and pi = AND/gi,2 (1≤ i ≤n). 
Suppose C is a circuit built by {g1,2, g2,2, …, gn,2, logic-1}, and 
it performs the function AND. If each gate gj,2∈C (1≤ j ≤n) is 
replaced by pj, the new obtained polymorphic circuit is 
denoted as Cpol. Lemma 1 indicates that Cpol would operate the 
AND function in mode 1, i.e. Cpol is a AND-Cell.  
 
LEMMA 2. Suppose C is a circuit with one output and two 
inputs, and for each gate g that is a building block of C, 
neither input pin A nor input pin B of g is connected to logic-1. 
If each gate of C is replaced with an OR gate, the new 
obtained circuit C′ would operate as an OR gate.  
 
Lemma 2 can be proved by the way similar to Lemma 1. In 
the following, let’s denote tgate as the gate set {AND, OR, 
NAND, NOR, ANDNA, ORNA, ORNB, XOR, NXOR, 
NOTA, NOTB, WIREA, WIREB, ZERO, ONE}.  
 
LEMMA 3. A polymorphic gate set 
P = {p1, p2,  ⋅⋅⋅, pn} = {g1,1/g1,2, g2,1/g2,2, ⋅⋅⋅, gn,1/gn,2}, and 
pi = gi,1/gi,2 (1 ≤ i ≤ n). Each pi performs the function gi,1 in 
mode 1 and performs the function gi,2 in mode 2. If P is 
complete, P can construct another polymorphic gate set 
}AND/,,AND/,AND/{},,,{ 21
''
2
'
1
'
kk gggpppP LL == , and P′ 
can construct a special polymorphic circuit which operates as 
AND/AND.  
 
PROOF. Obviously, there exist a gate set G = {g1, g2, ⋅⋅⋅, gk}, 
G ⊆ tgate and G∪{logic-1} can construct a circuit C operating 
as a AND gate. For example, because 
NOTA(OR(NOTA(a), NOTA(b))) = AND(a, b), {NOTA, OR} 
can construct a AND gate. Because 
ANDNA(ANDNA(a, 1), b) = AND(a, b), {ANDNA, logic-1} 
can construct a AND gate.  
Because P is a complete polymorphic gate set, the 
polymorphic circuit AND/gi can be built by P for each gi ∈ G 
(1 ≤ i ≤ 16). In other words, P can construct a polymorphic 
gate set P′ = {AND/g1, AND/g2, ⋅⋅⋅, AND/gk}. Therefore, a 
polymorphic circuit 'polC  can be obtained by replacing every 
gi∈C with AND/gi for each 1 ≤ i ≤ k. Because the logic-0 is 
never adopted in the construction of C, according to Lemma 1, 
in mode 1, 'polC  would operate as a AND gate. So, 
'
polC  
would operate as a AND/AND gate.                    ■ 
 
In fact, Lemma 3 indicates that an AND-Cell could be built 
by a polymorphic gate set in two independent steps, i.e. the 
straightforward method proposed in Section 3.  
In the following, Lemma 4 and Lemma 5 indicate the 
similar consequence about OR-Cell and NOT-Cell. Therefore, 
Lemma 3, Lemma 4 and Lemma 5 prove the correctness of the 
straightforward method proposed in Section 3.  
 
LEMMA 4. A polymorphic gate set 
P = {p1, p2, ⋅⋅⋅, pn} = {g1,1/g1,2, g2,1/g2,2, ⋅⋅⋅, gn,1/gn,2} and 
pi = gi,1/gi,2 (1 ≤ i ≤ n). If P is complete, P can construct 
another polymorphic gate set 
}OR/,,OR/,OR/{},,,{ 21
''
2
'
1
'
kk gggpppP LL ==  , and P′ can 
construct a polymorphic circuit which operates as OR/OR.  
 
Lemma 4 can be proved by the way similar to Lemma 3. 
Lemma 3 and Lemma 4 indicate that if a polymorphic gate set 
is complete, the straightforward method can construct the 
AND-Cell and OR-Cell.  
 
LEMMA 5. A polymorphic gate set 
P = {p1, p2,  ⋅⋅⋅, pn} = {g1,1/g1,2, g2,1/g2,2, ⋅⋅⋅, gn,1/gn,2} and 
pi = gi,1/gi,2 (1 ≤ i ≤ n). If P is complete, the straightforward 
method can build NOT/NOT.  
 
PROOF. In the construction of NOT/NOT, only {0, 1, a} is 
adopted as the input, so that the polymorphic gate set P′ 
obtained in the first step satisfies that 
P′⊆{NOT/ZERO, NOT/ONE, NOT/WIRE, NOT/NOT}.  
If NOT/NOT∈P′, the NOT-Cell is obtained. Otherwise, if 
NOT/NOT∉P′, P′⊆{NOT/ZERO, NOT/ONE, NOT/WIRE}. 
Assume P′ = {NOT/ZERO, NOT/ONE, NOT/WIRE}. Clearly, 
P′ can not build NOT/NOT. Therefore, the NOT/NOT gate 
would always be built in the first step of the straightforward 
method.  
Because P is complete, a circuit C which operates as 
NOT/NOT can be built by P. In the worst case, when all the 
combinations of the polymorphic gates in P are enumerated, 
the circuit C can be built. So, if P is complete, the 
straightforward method can build NOT/NOT.            ■ 
VI. THE THEORY AND METHOD FOR JUDGING THE 
COMPLETENESS OF POLYMORPHIC GATE SETS WITH MORE 
THAN TWO MODES 
In this section, the theory and the straightforward method 
 9
for judging the completeness of the polymorphic gate set with 
more than two modes are given.  
A. The Straightforward Method for Judging the 
Completeness of Polymorphic Gate Sets with More Than Two 
Modes 
In this subsection, the process to construct the AND-Cell is 
presented, and the process to construct the OR-Cell and 
NOT-Cell are similar to the AND-Cell.  
 
For a polymorphic gate set 
P = {p1, ⋅⋅⋅, pn} = {g1,1/g1,2/⋅⋅⋅/g1,m, ⋅⋅⋅, gn,1/gn,2/⋅⋅⋅/gn,m} and 
pi = gi,1/gi,2/…/gi,m (1 ≤ i ≤ n). 
Step 1. Firstly, {g1,1, g2,1, ⋅⋅⋅, gn,1, logic-1, logic-0} is 
adopted to construct circuits )1()1()1(
)1(21 , ,, kCCC L . Each 
)1(
iC  
(1≤ i ≤ )1(k ) performs the AND function, and structures of 
)1(
iC  and 
)1(
jC  are different for any 1 ≤ i < j ≤ )1(k . Then, for 
each gi,1 (1 ≤ i ≤ n) which is a building block of )1(jC , gi,1 is 
replaced by pi. So a polymorphic gate )1(jPC  is obtained 
which operates as a AND gate in mode 1. Therefore, a 
polymorphic gate set 
,///{AND/}, ,{}..., ,{ )1()1()1()1( )1()1()1( )1()1()1( ,13,12,111 mkk gggppPCPCP LL ===
}///AND/ , )1( )1()1( )1()1( )1( ,3,2, mkkk ggg LL  is obtained.  
Step 2. )2()2()2( )2(21 ,,, kCCC L  can be constructed by 
}1-logic ,, ,,{ )1( )1()1()1( 2,2,22,1 kggg L . Each 
)2(
iC  (1 ≤ i ≤k(2)) performs 
the AND function, and structures of )2(iC  and 
)2(
jC  are 
different for any 1 ≤ i < j ≤ )2(k . It should be noted that for any 
1 ≤ i ≤ )2(k , if g is a building block of )2(iC , the input of g is 
never connected to logic-0. Similar to step 1, for any 
1 ≤ j ≤ )2(k , the polymorphic circuit )2(jPC  is obtained from 
)2(
jC  by replacing every 
)1(
2,ig ∈ )2(jC  with )1(ip  for every 
1≤ i ≤ )1(k . According to Lemma 1, )2(jPC  would operate the 
AND function in mode 1. So, the new obtained polymorphic 
gate set is === }, ,{}, ,{ )2( )2()2()2()2()2( 11 )2( kk ppPCPCP LL  
}.//AND/AND/ , ,//{AND/AND/ )2()2()2()2(
,3,,13,1 (2)(2) mkkm
gggg LLL  
⋅ 
⋅ 
⋅ 
Step h. )()()( )(21 ,,, hhhh kCCC L  can be constructed by 
}1-logic ,, ,,{ )1( )1()1()1( ,,2,1
−
−
−− h
h
hh
hkhh
ggg L . Each )( hiC  (1≤ i ≤ )( hk ) 
performs the AND function, and structures of )( hiC  and 
)( h
jC  
are different for any 1≤ i < j ≤ )( hk . It should be noted that for 
any 1≤ i ≤ )( hk , if g is a building block of )( hiC , the input of g is 
never connected to logic-0. For any 1≤ j ≤ )( hk , the 
polymorphic circuit )( hjPC  is obtained by replacing every 
)1(
,
−h
hig ∈ )( hjC  with )1( −hip  for every 1≤ i ≤ )1( −hk . According to 
Lemma 1, )( hjPC  would operate the AND function under 
mode from 1 to h−1. So, the obtained polymorphic circuit set 
//AND/{AND/}, ,{}..., ,{ )()( )()()()()( 1,111 )(
hh
h
hh
h
hh
hkk
gppPCPCP +=== LL
}.///AND/AND/ ,, / )( )()( )()( ,1,,1
h
h
h
h
k
mkhkm
ggg LLLL +  
⋅ 
⋅ 
⋅ 
The process should be done until the AND-Cell is generated, 
or this process gets stuck at step h (1< h ≤m), i.e. 
}1-logic ,, ,,{ )1( )1()1()1( ,,2,1
−
−
−− h
h
hh
hkhh
ggg L  can not construct a circuit 
operating as a AND gate.  
 
The process to construct the OR-Cell and NOT-Cell is 
similar to the construction of the AND-Cell.  
 
Judge(P, f, m) 
in: A polymorphic gate set P = {p1, p2, ⋅⋅⋅, pn} = {g1,1/⋅⋅⋅/g1,m, 
g2,1/⋅⋅⋅/g2,m, ⋅⋅⋅, gn,1/⋅⋅⋅/gn,m} and pi = gi,1/⋅⋅⋅/gi,m (1≤ i ≤n). 
Parameter f is AND or OR or NOT.  
out: If P can construct f, return true. Otherwise, return false.  
1. d ← 1 
2. R ← φ, I ← φ 
3. stack is initialized to empty 
4. for i = 1 to m do 
5.    ui ← 0 
6. do{  
7.    if f ≠ NOT 
8.       {R, I} ← Construction_ANDOR(P, f, d, R, I, m)  
9.    else 
10.       {R, I} ← Construction_NOT(P, d, R, I, m) 
11.    ud ← ud + 1 
12.    if R = φ and d = 1 then  
13.       return false 
14.    else 
15.       if R = φ then  
16.          d ← d − 1  
17.          {P, R, I } ← stack.pop()  
18.       else  
19.          d ← d + 1  
20.          stack.push{P, R, I }  
21.          P ← R, R ← φ, I ← φ 
22. }while(d < m or R = φ)  
23. return true  
 
Fig. 14.  Judge(P, f, m) judges whether a polymorphic gate set P can 
implement the function f. The routine “Construction_ANDOR(…)” and 
“Construction_NOT(…)” is given in Figure 6 and Figure 7, respectively. All 
polymorphic gates generated by P at line 8 or line 10 form the set I. At line 8 
and line 10, those polymorphic gates operating the function f in the first d 
modes form the set R. After the termination of the algorithm, the value of ud 
(1≤ d ≤m) is the number of times the statements at line 8 or line 10 being 
operated, when the algorithm “Construction_ANDOR(P, f, d, …)” or 
“Construction_NOT(P, d, …)” works in mode d.  
 
In Figure 14, the algorithm of the straightforward method 
for polymorphic gate sets with more than two modes is given. 
In each iteration of the Do-While loop (line 6 to line 22), a 
polymorphic gate set R would be generated. And each 
polymorphic gate in R would operate the function f in the first 
d modes. Therefore, when the algorithm terminates and d = m, 
a polymorphic gate which operates the function f under all 
modes is obtained.  
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In the following part, an analysis of the time complexity of 
the algorithm in Figure 14 is given.  
Firstly, the computing cost of the subroutine 
“Construction_ANDOR(…)” in Figure 6 is analyzed. It can be 
observed from line 7 to line 10 in Figure 6 that, the 
combinations of any three gates in the set P_new would be 
computed. Therefore, the computing cost of the loop started at 
line 7 is O(| P_new |3). Suppose the Do-While loop is operated 
loop times, and in the ith loop, the polymorphic gate set 
“P_new” is denoted as iP . Therefore, the computing cost of 
“Construction_ANDOR(…)” is )||O(
1
3∑
=
loop
i
iP . Similar to the 
analysis of “Construction_ANDOR(…)”, the computing cost 
of “Construction_NOT(P, d, …)” in Figure 7 is )||O(
1
3∑
=
loop
i
iP  
when d is 1, and )||O(
1
2∑
=
loop
i
iP  when d is greater than 1.  
Secondly, the computing cost of “Judge(P, f, m)” in Figure 
14 is analyzed. Without the loss of generality, suppose the 
input variable f of “Judge(P, f, m)” is AND or OR. Let’s 
denote kdC  ,  (1≤ d ≤m, 1≤ k ≤ud) the computing cost of 
“Construction_ANDOR(…)” at line 8, when 
“Construction_ANDOR(P, f, d, …)” is called the kth time in 
the working mode d. Therefore, the computing cost of 
“Judge(P, f, m)” is )O(
1 1
 ,∑∑
= =
m
d
u
k
kd
d
C . Clearly, kdC  ,  is 
)||O(
 ,
1
3
 ,∑
=
kdloop
i
i
kdP , where kdloop  ,  (1≤ d ≤m, 1≤ k ≤ud) is the 
number of iterations of the Do-While loop in 
“Construction_ANDOR(P, f, d, …)” when it is called the kth 
time in the working mode d, and i kdP  ,  is the polymorphic 
gate set “P_new” in the ith Do-While loop of 
“Construction_ANDOR(P, f, d, …)” when it is called the kth 
time in the working mode d. Therefore, the computing cost of 
“Judge(P, f, m)” is )||O(
1 1 1
3
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 ,∑∑ ∑
= = =
m
d
u
k
loop
i
i
kd
d kd
P .  
In each iteration of the Do-While loop within 
“Construction_ANDOR(P, f, d, …)”, at least one gate is 
inserted into the polymorphic gate set P_new. So, 
|||| 1,,
+< i kdi kd PP , dmi kdP −≤ 16|| ,  and 1
1 1
16) 1 (
 ,
+−
= =
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k
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i
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In the worst case, the time complexity of “Judge(P, AND, 
m)” and “Judge(P, OR, m)” is O(164×m). 
Similarly, when f is NOT, the computing cost is 
)||||O(
2 1 1
2
 ,
1 1
3
 ,1
 ,1  ,1 ∑∑ ∑∑ ∑
= = == =
+
m
d
u
k
loop
i
i
kd
u
k
loop
i
i
k
d kdk
PP . Therefore, in the 
worst case, the time complexity of “Judge(P, NOT, m)” is 
O(164×m).  
But, usually, the size of i kdP ,  (1≤ d ≤m, 1≤ k ≤ud, 
1≤ i ≤loopk,d) is not big, and the values of ud and loopk,d would 
be small. Therefore, the computing cost of the algorithm in 
Figure 14 is not high.  
In [12], the algorithm for judging the completeness of a 
polymorphic gate set have to enumerate all the polymorphic 
signals that a polymorphic gate set can generate. In this paper, 
the straightforward method builds the AND-Cell, OR-Cell and 
NOT-Cell. And in fact, in most cases, with a relative low cost, 
the straightforward method can generate the three cells with a 
complete polymorphic gate set, especially for the manual 
version of the proposed method. For example, in the instance 
of Section VI.B, about ten polymorphic gates are built during 
the process of the straightforward method. And the total 
number of polymorphic gates with three modes is 4096.  
B. An Example 
The process to judge the completeness of 
{NAND/NOR/ANDNA, OR/ANDNB/XOR} is presented as 
an example.  
 
Example 5-1 {NAND/NOR/ANDNA, OR/ANDNB/XOR}  
Figure 15 illustrates the process to build the NOT-Cell. 
Firstly, the combination of {NAND/NOR, OR/ANDNB} can 
construct NOT/NOT, which is shown in Figure 15(a). 
Secondly, the NOT/NOT/ZERO gate can be gotten by 
replacing NAND/NOR and OR/ANDNB with 
NAND/NOR/ANDNA and OR/ANDNB/XOR, respectively. 
The structure of NOT/NOT/ZERO is shown in Figure 15(b). 
Thirdly, it is hoped that a different polymorphic gate which 
performs the NOT function in the first two modes can be 
obtained by modifying the structure of the circuit in Figure 
15(b). The NOT-Cell is generated directly in Figure 15(c). The 
following steps give the process to construct the AND-Cell. 
 
 
 
Fig. 15. The construction of the NOT-Cell. 
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A B
AND/AND/ORNB
A B
AND/AND/ORNB
A B
AND/AND/ORNB
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NAND/NOR/ANDNA
VDD
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A B
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A B
ORNB
A B
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VDD
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A B
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A B
AND/ORNB/NXOR
A B
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A B
AND/ORNB/NXOR
A B
AND/ORNB/NXOR
(b) AND (c) AND/ORNB/NXOR (d) AND/ORNB/ZERO
(e) AND/ZERO/ORNB (f) AND (g) AND/AND/ORNB
(h) AND/AND/ZERO
A B A B
A B A B
(j) AND/AND/AND
A B
ORNB
A B
ORNB
A B
ORNB
(i) AND
ZERO
NOT-Cell
A B
NAND/NOR/ANDNA
(a) AND/  OR/ORNB
A B
 
 
Fig. 16. The construction of the AND-Cell.  
 
step 1. Because NOT(NAND(a, b)) = AND(a, b), 
AND/OR/ORNB depicted in Figure 16(a) can be generated by 
{NOT/NOT/NOT, NAND/NOR/ANDNA}. Figure 16(b) 
shows a way to build a AND gate from OR and NOT. So, 
AND/ORNB/NXOR and AND/ORNB/ZERO, shown in 
Figure 16(c) and Figure 16(d), can be obtained. Because 
NAND(1, NAND(a, b)) = AND(a, b), AND/ZERO/ORNB 
depicted in Figure 16(e) can be obtained. Therefore, a 
polymorphic gate set {AND/ORNB/NXOR, 
AND/ORNB/ZERO, AND/ZERO/ORNB, AND/OR/ORNB} 
is obtained.  
step 2. A AND gate can be built by {ORNB, OR, ZERO}, 
which is shown in Figure 16(f). So, {AND/ORNB/NXOR, 
AND/ORNB/ZERO, AND/ZERO/ORNB, AND/OR/ORNB} 
can build AND/AND/ORNB and AND/AND/ZERO, which 
are shown in Figure 16(g) and Figure 16(h), respectively. 
Therefore, a polymorphic gate set {AND/AND/ORNB, 
AND/AND/ZERO} is obtained. 
step 3. Because ORNB can build a AND gate depicted in 
Figure 16(i), {AND/AND/ORNB, AND/AND/ZERO} can 
build the AND-Cell shown in Figure 16(j).  
According to De-Morgan rules, the OR-Cell can be 
obtained from the NOT-Cell and AND-Cell. Because the three 
cells can be constructed, according to Definition 1, 
{NAND/NOR/ANDNA, OR/ANDNB/XOR} is a complete 
polymorphic gate set. 
C. The Theory for Polymorphic Gate Sets with More Than 
Two Modes 
Lemma 6, Lemma 7 and Lemma 8 prove the correctness of 
the straightforward method given in Section 5.2. 
 
LEMMA 6. If P = {p1, ⋅⋅⋅, pn} = {g1,1/g1,2/⋅⋅⋅/g1,m, ⋅⋅⋅, 
gn,1/gn,2/⋅⋅⋅/gn,m} (m ≥ 2) is a complete polymorphic gate set, P 
can construct the AND-Cell through the straightforward 
method. 
 
PROOF. This lemma is proved by the induction on the number 
of modes h of the polymorphic gate set P.  
(1) h = 2. According to Lemma 3, P can construct the 
AND-Cell through the straightforward method.  
(2) For the induction step, assume the statement is true 
when h ≤ m.  
(3) h = m + 1.  
Suppose P′ is a polymorphic gate set and 
}.//AND/,  ,//AND/{} , ,{ ' 1,
'
2,
'
1,1
'
2 ,1
''
1
'
++== mkkmk ggggppP LLLL
}/ZEROZERO/  ,// ,  ,//{ ' 1,
'
2 ,
'
1,1
'
2 ,1 444 344 21 LLLL
m
mkkm gggg ++  is 
complete. It is proved that P can build such a polymorphic 
gate set P ′.  
Firstly, it is proved that such a polymorphic gate set P ′ 
exists. For example, because P is complete, {g1,2/⋅⋅⋅/g1,m, ⋅⋅⋅, 
gn,2/⋅⋅⋅/gn,m} is a complete polymorphic gate set with m − 1 
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modes. Otherwise, if {g1,2/⋅⋅⋅/g1,m, ⋅⋅⋅, gn,2/⋅⋅⋅/gn,m} is not 
complete, {g1,2/⋅⋅⋅/g1,m, ⋅⋅⋅, gn,2/⋅⋅⋅/gn,m} can not build at least 
one of the three cells, i.e. AND-Cell, OR-Cell and NOT-Cell. 
Therefore, P can not build at least one of the three cells. This 
contradicts that P is complete. So, {g1,2/⋅⋅⋅/g1,m, ⋅⋅⋅, gn,2/⋅⋅⋅/gn,m} 
is a complete polymorphic gate set. Let P ′ = {AND/g1,2/⋅⋅⋅/g1,m, 
⋅⋅⋅, AND/gn,2/⋅⋅⋅/gn,m}, P ′ is such a polymorphic gate set we 
wanted.  
Secondly, it is proved that P can build such a polymorphic 
gate set P ′. Because P is complete, for each 1 ≤ i ≤ k, P can 
construct a polymorphic circuit operating as 
'
1,
'
2, //AND/ +mii gg L . That is to say, P can build the 
polymorphic gate set 'P .  
Because P is complete, P can construct a polymorphic 
circuit operating as 444 344 21 L
m
/ZEROZERO/AND/ , and it is denoted 
as CZERO.  
Because }/ZEROZERO/  ,// ,  ,//{ ' 1,
'
2 ,
'
1,1
'
2 ,1 444 344 21 LLLL
m
mkkm gggg ++  
is complete and the number of its modes is m. According to 
the induction assumption, 
}/ZEROZERO/  ,// ,  ,//{ ' 1,
'
2 ,
'
1,1
'
2 ,1 444 344 21 LLLL
m
mkkm gggg ++  can 
construct a polymorphic circuit CAND operating as 
44 344 21 L
m
/ANDAND/ . If each gate ' 1,
'
2 , // +mii gg L ∈CAND is replaced 
with 'ip  for every 1 ≤ i ≤ k, and 444 344 21 L
m
/ZEROZERO/  is 
replaced with CZERO, a new polymorphic circuit 'ANDC  is 
obtained from CAND. Because logic-0 is not adopted in the 
construction of 'ANDC , according to Lemma 1, 
'
ANDC  would 
operate the AND function in mode 1. Therefore, 'ANDC  would 
operate as 44 344 21 L
1
/ANDAND/
+m
.  
In summary, the statement is true when h = m + 1. 
                                                 ■ 
 
LEMMA 7. If P = {p1, ⋅⋅⋅, pn} = {g1,1/g1,2/⋅⋅⋅/g1,m, ⋅⋅⋅, 
gn,1/gn,2/⋅⋅⋅/gn,m} (m ≥ 2) is a complete polymorphic gate set, P 
can construct the OR-Cell through the straightforward method.  
 
LEMMA 8. If P = {p1, ⋅⋅⋅, pn} = {g1,1/g1,2/⋅⋅⋅/g1,m, ⋅⋅⋅, 
gn,1/gn,2/⋅⋅⋅/gn,m} (m ≥ 2) is a complete polymorphic gate set, P 
can construct the NOT-Cell through the straightforward 
method.  
 
Lemma 7 can be proved similar to Lemma 6. Lemma 8 can 
be proved similar to Lemma 5. 
VII. DISCUSSION 
In this paper, a straightforward method is proposed to judge 
the completeness of a polymorphic gate set. The proposed 
method is easy to understand and can be operated manually. 
For a polymorphic gate set with m modes, the judgment is 
done in m steps. In the kth (1 ≤ k ≤ m) step, a polymorphic gate 
set is built by the polymorphic gate set obtained in the (k − 1)th 
step, and each new obtained polymorphic gate performs the 
AND (OR or NOT) function in the first k modes. If the 
process finishes at the step m, the AND-Cell (OR-Cell or 
NOT-Cell) is generated. If all the three cells can be generated, 
according to Definition 1, the polymorphic gate set is 
complete. Both the manual version and the corresponding 
algorithm of the straightforward method are given. It is hard 
for the manual operation to enumerate all the combinations of 
gates. Therefore, the algorithm of the straightforward method 
is given. If a polymorphic gate set is complete, the algorithm 
returns true. Otherwise, it returns false.  
Some heuristics can be added to accelerate the algorithm in 
Figure 14. For example, In Figure 6 and Figure 7, when the set 
R is updated, check whether R can build the function f in each 
mode. If it is true, go to the next modes. Otherwise, continue 
the process in Figure 6 or Figure 7. This heuristic would 
reduce the number of backtrackings.  
Compared with the method in [12], the method proposed in 
this paper has two advantages:  
(1) It is straight forward and easy to understand. The 
judgment of a polymorphic gate set’s completeness is done by 
constructing the AND-Cell, OR-Cell and NOT-Cell, and this 
process is similar to the completeness judgment of a  
traditional logic gate set∗ [14]. 
(2) It is suitable for manual operation. The proposed method 
consists of several independent steps. In each step, firstly, a 
traditional logic gate set is considered and it is adopted to 
build circuits which perform the AND or OR or NOT function. 
Secondly, those traditional logic gates are replaced with 
corresponding polymorphic gates, and polymorphic circuits 
are obtained. Some examples are given to show the process of 
the method. And these examples show that the straightforward 
method only generate a few polymorphic gates. For instance, 
in the example of Section VI.B, about ten polymorphic gates 
are built. Therefore, the actual computing cost of the proposed 
method is not high. And it is suitable for manually judging the 
completeness of polymorphic gate sets with two or three 
modes.  
In [12], the strong and weak polymorphic gate sets are 
discussed. In this paper, the two kinds of polymorphic gate 
sets are not separately considered. However, it should be noted 
that if the straightforward method can construct the AND-Cell, 
OR-Cell and NOT-Cell without inputs of logic-0 and logic-1 
by a polymorphic gate set, the gate set is strong complete. And 
if the straightforward method can construct the three cells with 
inputs of logic-0 and logic-1, the gate set is weak complete.  
VIII. CONCLUSION 
In this paper, a straightforward method is proposed to judge 
the completeness of a polymorphic gate set. The steps to 
construct the AND-Cell, OR-Cell and NOT-Cell are given. If 
the three cells can be generated, the polymorphic gate set is 
                                                          
∗ If a traditional logic gate set can build {AND, OR, NOT}, it is a complete 
gate set. 
 13
complete. Some examples are presented to show the process 
of the construction of the three cells. The future work will 
study methods to design polymorphic circuits.  
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